Intrinsic carrier mobility of multi-layered MoS$_2$ field-effect
  transistors on SiO$_2$ by Pradhan, N. R. et al.
ar
X
iv
:1
30
1.
28
13
v4
  [
co
nd
-m
at.
me
s-h
all
]  
28
 M
ar 
20
13
Intrinsic carrier mobility of multi-layered MoS2 field-effect transistors on SiO2
N. R. Pradhan,1, a) D. Rhodes,1 Q. Zhang,1 S. Talapatra,2 M. Terrones,3 P. M. Ajayan,4
and L. Balicas1, b)
1)National High Magnetic Field Laboratory, Florida State University,
Tallahassee-FL 32310, USA
2)Physics Department, Sourthern Illinois University, Carbondale-IL 62901-4401,
USA
3)Department of Physics, Department of Materials Science and Engineering and
Materials Research Institute. The Pennsylvania State University, University Park,
PA 16802, USA
4)Department of Mechanical Engineering and Materials Science, Rice University,
Houston, TX 77005 USA
(Dated: 24 August 2018)
By fabricating and characterizing multi-layered MoS2-based field-effect transistors in
a four terminal configuration, we demonstrate that the two terminal-configurations
tend to underestimate the carrier mobility µ due to the Schottky barriers at the
contacts. For a back-gated two-terminal configuration we observe mobilities as high
as 91 cm2V−1s−1 which is considerably smaller than 306.5 cm2V−1s−1 as extracted
from the same device when using a four-terminal configuration. This indicates that
the intrinsic mobility of MoS2 on SiO2 is significantly larger than the values previ-
ously reported, and provides a quantitative method to evaluate the charge transport
through the contacts.
Transition metal dichalcogenides are lay-
ered materials characterized by strong in-
plane covalent bonding and weak inter-
planar van der Waals coupling. Similarly
to graphene, this weak interactions allow
the exfoliation of these materials into two-
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dimensional layers with just a few or even
a single layer thickness1. These compounds
have been studied for decades, but recent ad-
vances in nanoscale characterization and de-
vice fabrication have opened up the poten-
tial for applications of thin, two-dimensional
layers of dichalcogenides in nanoelectronics2,3
and in optoelectronics4. Bulk compounds
such as MoS2, MoSe2, WS2 and WSe2 ex-
1
hibit indirect bandgaps in the order of 1.3
e¯V which are expected to become direct
bandgaps in single layers, thus making them
excellent candidates for the development of
photodetectors and electroluminescent de-
vices.
Inspired by the extremely large carrier mo-
bilities observed in graphene5, i.e. in excess
of 100000 cm2/Vs, much of the recent exper-
imental effort is devoted to finding ways of
increasing the carrier mobility in field-effect
transistors (FETs) based on single- or few-
layered dichalcogenides. For example, the
deposition of a high-κ dielectric layer (i.e.
HfO2) followed by a metallic top-gate onto
exfoliated single-layer MoS2 on SiO2 sub-
strates was found to increase the mobility by
nearly two orders of magnitude6 to ∼ 200
cm2/Vs. For FETs based on 5 to 12 nm
thick exfoliated MoS2 single-crystals on 300
nm SiO2 substrates
7, the mobility is found to
remain nearly independent of the length ℓc of
the conduction channel for 0.5 ≦ ℓc ≦ 2 µm
implying that by decreasing the thickness of
the SiO2 layer, it would in principle be pos-
sible to maintain high mobilities in devices
having ℓc ∼ 10 A˚. Finally, a combination
of Sc contacts with Al2O3 as the dielectric
used in a top gate configuration8 was shown
to lead to mobilities as high as 700 cm2/Vs
at room temperature. Remarkably, the au-
thors of Ref. 8 demonstrated the existence
of sizeable Schottky barriers for virtually all
metals used for the electrical contacts, even
when the current-voltage characteristics dis-
play Ohmic behavior which is attributed to
thermally assisted tunneling.
Sizeable Schottky barriers at the level of
the contacts limit the current output of field-
effect transistors which leads to lower, extrin-
sic values for the mobility of the charge car-
riers if their response is measured in a two-
contact configuration. Here, we show by us-
ing a four-contact configuration which elimi-
nates the role of the contacts, that the intrin-
sic carrier mobility of FETs based on multi-
layered (∼ 20 layers thick) MoS2 on SiO2 is
nearly one order of magnitude higher than
previously reported for back gated devices,
i.e. ≃ 300 cm2/Vs when compared to a few
tenths of cm2/Vs, see for example, Ref. 7.
Thus, a simple comparison between the mo-
bilities obtained for either configuration of
electrical contacts, i.e. 4 versus 2 contacts
provides a simple way to extract the intrin-
sic mobility of any given device and a way
to evaluate the quality of the contacts at
the metal-semiconductor interface, i.e. the
higher and the closer are the values of the
mobility measured in each configuration, the
lower the height of the Schottky barrier.
Single layers of MoS2 were exfoliated from
commercially available crystals of molybden-
ite (SPI Supplies Brand Moly Disulfide) us-
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FIG. 1. (a) Photograph of one of our multi-layered MoS2 field-effect transistors as observed
through an optical microscope. Gold pads correspond to voltage (pads labeled as 1, 2, 3, 4, 5 and
6) and current leads (pads labeled as I+ and I−). The distance ℓc between current leads is 11 µm,
the separation ℓv between voltage leads 1 and 2, or 3 and 4 is 6.5 µm while the average width of the
flake is 11.6 µm. (b) Sketch of one of our devices when measured in a four terminal configuration.
(c) Atomic force microscopy image (top view) across the edge of the device previously shown in
Figs. (a) and (b), respectively. Inset: lateral AFM perspective of the edge of the device. Blue line
and white lines indicates the line along which the height profile shown in (d) was measured. (d)
Height profile across the edge of the device indicating a thickness of ≃ 120 A˚ or approximately 19
atomic layers.
ing the scotch-tape micromechanical cleav-
age technique, and transferred onto p-doped
Si wafers covered with a 300 nm thick layer
of SiO2. Contacts were patterned by using
standard e-beam lithography techniques. For
making the electrical contacts 90 nm of Au
was deposited onto a 4 nm layer of Ti via
e-beam evaporation. After gold deposition
the devices were annealed at 200 ◦C for ∼ 2
h in forming gas. Atomic force microscopy
(AFM) imaging was performed using the
Asylum Research MFP-3D AFM. Electrical
characterization was performed with a Keith-
ley 2612A dual sourcemeter coupled to a
Physical Parameter Measurement System.
Figure 1 (a) shows an optical microscopy
3
image of one of our devices based on multi-
layer MoS2 in a 8 contacts configuration, i.e.
6 contacts which can be used for 4 point re-
sistivity and Hall-effect measurements (which
will not be discussed here) and 2 contacts for
current injection. For the four terminal mea-
surements shown here, the voltage was mea-
sured between gold leads 1 and 2 and also be-
tween 3 and 4. We checked that the results
being displayed and discussed below are con-
sistent with results obtained in another two
devices, one revealing similar mobilities and
a second one displaying lower mobilities, i.e.
in the order of tenths of cm2/Vs. Fig. 1
(b) displays a sketch of the field-effect tran-
sistor and of the configuration of measure-
ments used. Fig. 1 (c) shows an AFM image
around the edge of the FET. The thickness of
the MoS2 crystal was measured by scanning
the AFM tip along the blue line (or along
the white line in the inset). Fig. 1 (d) shows
the resulting height profile when scanning the
AFM tip from the SiO2 substrate towards the
surface of the MoS2 crystal, it shows a step
of approximately 12 nm, indicating that our
device is composed of nearly 19 mono-layers.
Figure 2 (a) shows the drain-current Ids as
a function of back-gate voltage Vbg for several
constant values of the voltage V12 between
voltage leads. In agreement with all previous
reports, MoS2 shows unipolar response. Fig.
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FIG. 2. (a) Electrical current Ids flowing
through the current leads as a function of the
back-gate voltage Vbg for several constant values
of the voltage V12 across the voltage leads. (b)
Based on Eq. (1), from the slope of Ids as a
function of Vbg acquired under a constant value
V12 = 71 mV one extracts a carrier mobility
µ = 306.5 cm2V−1s−1.
2 (b) shows Ids as a function of Vbg for V12 =
71 mV, from the slope (red line corresponds
to a linear fit) we extract the carrier mobility
through the expression9:
µ =
[
ℓv
wCi
]
×
[(
d
(
Ids − I0
V12
)
/dVbg
)]
(1)
Where Ci = 11.505 × 10
−9 F/cm2 is the ca-
pacitance between the gate and the channel
for a 300 nm layer of SiO2 (Ci = ε0εr/d;
εr = 3.9; d = 300 nm), ℓv is the distance
4
between the voltage leads 1 and 2, w is the
width of the channel, and I0 is the current
in the subthreshold regime10. Remarkably,
the value of the extracted mobility is size-
able i.e. 306.5 cm2/Vs and to the best of our
knowledge, this is largest value for the mo-
bility of a MoS2 based FET on SiO2 without
the use of any “dielectric engineering”. This
value is independent of the constant voltage
V12, i.e. for each trace in Fig. 2 (a) one
systematically obtains (305 ± 30) cm2/Vs.
This value is close to the calculated intrin-
sic mobility of MoS2 based FETs on SiO2,
i.e. ∼ 410 cm2/Vs and which is limited by
optical phonon scattering11. It is larger than
the value of 217 cm2/Vs previously reported
for single-layered MoS2 using HfO2 in a top
gate configuration6. We have performed the
same measurements for different pairs of volt-
age leads in all devices finding variations of
about 10 % in the extracted values of the mo-
bility in any given device.
Figure 3 (a) shows the same Ids as a
function of back-gate voltage Vbg previously
shown in Fig. 2 (a), but in a logarithmic
scale. As seen, by scanning the back-gate
voltage Vbg from ∼ −15 to 10 V, Ids increases
by nearly six orders of magnitude. The sub-
threshold region is observed for Vbg . −14 V
and not for Vbg ∼ 0 V thus indicating that
our MoS2 FETs are doped with electrons.
Fig. 3 (b) shows the current Ids as a func-
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FIG. 3. (a) Ids in a logarithmic scale as a func-
tion of the back-gate voltage Vbg for several con-
stant values of V12. Notice how Ids increases
by ≃ 6 orders of magnitude when Vbg is swept
from -14 to 10 V. (b) Current Ids as a function
of the voltage V12 for several values of constant
back-gate voltage Vbg. Notice the nearly linear
or Ohmic-like behavior. The four-terminal resis-
tance of the flake ≃ 87.7 kΩ can be extracted
from the inverse of the slope of the Vbg = 0 V
curve.
tion of the voltage V12 for different values of
the back-gate voltage Vbg. As expected, the
Ids as function of V12 displays linear or Ohmic
behavior.
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FIG. 4. (a) Electrical current Ids flowing
through the current leads as a function of the
back-gate voltage Vbg for several constant val-
ues of the voltage Vds across the current leads.
(b) Based on Eq. (2), from the slope of Ids
as a function of Vbg acquired under a constant
value Vds = 5 mV one extracts a carrier mobil-
ity µ = 91 cm2V−1s−1.
Figure 4 (a) shows the drain-current Ids as
a function of back-gate voltage Vbg for several
constant values of the voltage Vds between
current leads, or the FET I − V characteris-
tics for a two-contact configuration. Fig. 4
(b) shows Ids as a function of Vbg for Vds = 5
mV, from the slope (red line is a linear fit)
we extract the carrier mobility through the
usual expression:
µ =
(
dIds
dVbg
)
×
[
ℓc
wVdsCi
]
(2)
Where Ci = 11.505 × 10
−9 F/cm2 and ℓc is
the distance between source and drain con-
tacts. Remarkably, even in a two contact
configuration we obtain a carrier mobility of
91 cm2/Vs, which is higher than the mobili-
ties reported by other groups, e.g. Ref. 7,
for multi-layered MoS2 on SiO2. We have
checked that this value is independent of the
applied Vds voltage, one systematically ob-
tains (90±5) cm2/Vs. Surprisingly, this value
is comparable to the one recently reported12
for multilayered MoS2 on a 50 nm thick Al2O3
layer, i.e. µ ∼ 100 cm2/Vs. At first glance
this observation would seem to challenge the
notion of “dielectric engineering” as a route
for increasing the carrier mobility in dichalco-
genide based FETs. As expected, the ex-
tracted mobility is considerably smaller, i.e.
by factor ∼ 3, than the value extracted from
the four-point measurement, which is a clear
indication for the role played by the Schottky
barriers at the level of the contacts.
Figure 5 (a) shows the drain-current Ids in
a logarithmic scale as a function of the back-
gate voltage Vbg for several constant values of
the voltage Vds. This is the same data set pre-
viously shown in Fig. 4 (a) in a linear scale.
As seen, for a given value of Vbg the amount of
current Ids extracted from the device depends
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FIG. 5. (a) Ids in a logarithmic scale as a func-
tion of the back-gate voltage Vbg for several con-
stant values of Vds. Notice how Ids increases
by ≃ 6 orders of magnitude when Vbg is swept
from -17.5 to 10 V. (b) Current Ids as a function
of the voltage Vds for several values of constant
back-gate voltage Vbg. Notice the Ohmic-like re-
sponse. The two-terminal resistance of the flake
∼ 280 kΩ can be extracted from the inverse of
the slope of the Vbg = 0 V curve.
strongly on the applied voltage Vds. Ids as
function of Vbg increases by only ∼ 4 orders of
magnitude when Vds ≤ 10 mV, but it is seen
to increase by nearly 6 orders of magnitude
when Vds = 500 mV. This can be easily un-
derstood if one considers that the resistance
of the contacts is strongly dependent on the
back gate bias as shown by Ref. 7; the resis-
tance of the contacts decreases as the MoS2
crystal is electrically doped under high gate
bias, leading to smaller contact resistances.
As discussed in Ref. 7, the gate voltage de-
pendence of the resistance of the contacts can
be attributed to i) the existence of a Schot-
tky barrier at the metal/semiconductor inter-
face since the gate voltage changes the tun-
neling efficiency due the bending of the band
at the metal/semiconductor interface, and ii)
to the electrical doping of the semiconductor.
Remarkably, and despite the above observa-
tions, the Ids as a function of Vds characteris-
tics displayed in Fig. 5 (b) shows a remark-
ably linear or Ohmic dependence, which at
first glance would seem at odds with the ex-
istence of a sizeable Schottky barrier. How-
ever, and as argued in Ref. 8 the linear I−V
characteristics is misleading and would result
from thermally assisted tunneling through
the Schottky barriers. Finally, our room tem-
perature 2- (Fig. 5 a) and 4-terminal (Fig. 3
a) measurements indicate that this transistor
current on/off ratio exceeds 106.
Therefore, we can conclude that carrier
mobility in field-effect transistors based on
few-layered transition-metal dichalcogenides,
as reported by a number of groups, is strongly
limited by non-Ohmic contacts. A problem
that has yet to be circumvented. However,
and as the present work indicates, a system-
7
atic comparison between 4- and 2-terminal
configurations for a variety of metals, com-
binations of thereof, and treatments should
lead to a solution to this important issue. No-
tice nevertheless, that a previous study on
similar MoS2 devices using a four-terminal
configuration for the contacts revealed con-
siderably smaller mobilities than the ones re-
ported here. At the moment we do not have
a clear physical explanation for this differ-
ence. Another serious mobility limiting fac-
tor as discussed in Ref. 14, is the role of the
substrates which in the case of SiO2 leads to
charge localization. For example, for the de-
vice shown here we have seen a very modest
increase in mobility, i.e. ∼ 10 %, from room
temperature to 150 K indicating that opti-
cal phonons are not the only relevant scatter-
ing mechanism. Naively, one would have ex-
pected the suppression of phonon scattering
and an effective increase in carrier mobility
as the temperature is lowered and as is in-
deed seen for top gated devices15 using HfO2.
Therefore, it is quite likely that an atomi-
cally flat substrate, free from dangling bonds
such as h-BN, in combination with the proper
electrical contacts, and the use of a high-κ di-
electric, might lead one day to unexpectedly
high values for the mobility and concomitant
on/off ratios in single- and few-layered tran-
sition metal dichalcogenides field-effect tran-
sistors.
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